An ultra-fine silicon wire has been fabricated using the SIMOX ( 
1.. Introduction
Recent progress in semiconductor processing technology has enabled us to fabricate submicron-size devices, and has reduced sample dimesionality. To overcome the operational limits of silicon devices, quantum phenomena, such as quantized conductance, in a quasione-dimensional (lD) system have been studied extensively.l-s1 Up to now, however, electron confinement has been achieved mainly by electrostatic potential, where the lD subband energy spacings are generally limited to several meV because of the shallow potential profile formed by the fields using the gate.
In this work, we report the fabrication of a physically-confined silicon quantum wire on a SIMOX ( 
Fabrication Process
The devices used in this work, shown schematically in Fig. l(a Fig. 3(b resistance of our device significantly reduces the total conductance. The measured conductance Ge4p is :
where G is the conductance of the parasitic series resistance which is produced in S-D regions and nonphosphorus-ion-implanted silicon regions adjacent to the wire under the gate. since the present fabrication process makes the s-D regions very thin with almost the same silicon thickness as in the wire region, large parasitic resistance and quantized resistance c-oexist.
To estimat. G"-1, we measured the conductance of a two-dimensional (2D) silicon MOSFET without a wire fabricated on the same wafer. The conductance of the 2D MOSFET Go was reasonably Go = a(Vs-Vttt), for a small drain voltage. Figure 4 shows the vg dependence of the wire conductance Gv at 2g K obtain;d by subtracting Gr-l (-(a,(Vs-V,tt,1y-r) from G;| in Eq. (l) . a' and V'th of Gfl were used as fitting parameters for Eq. (1). The plateaus in the conductance at multiples of -qe2lh are shown in Fig. 4 . In this procedure, the fitted value of v'h was about z v larger than vtr,, while the fitted a' was almost the samelalue as CI,. This discrepancy between G and Go may be related to carrier trapping at the silsio2 boundary, or wide-narrow (wire)-wide stftrctural eftcts on parasitic resistance. Funh€r investigation is needed to understand the physical meaning of tfiis necessitat edVtr, shift.
we also rreasured an conductance of the ultimatelyfine wire (18 t 2-nmwide, 5 +2-nm high and 60 + l0-nm long), the smallest among our samples. As seen in vo V) Iig. l, though huge parasitic resistance (:250frg) significantly suppresses conductance, the steplike structure remains up to *,100 K.
Conclusion
we have fabricated a silicon wire on a sIMoX wafer. tn th;l wire, quantized conductance steps were observed at 26 K, and remained up to 60 K, the highest temperature ever reported for silicon lD systemr. ia.ge subband energy spacing has been realized by physical confinement with a high-pbtential SiO2 barriei.
